

Casper: Process-based Asynchronous Progress Model for MPI One-Sided Communication

Scaling NWChem with Efficient and Portable
Asynchronous Communication on NERSC Edison Supercomputer

Min Si^[1], Antonio J. Peña^[2], Jeff Hammond^[3], Pavan Balaji^[1], Yutaka Ishikawa^[4]

- [1] Argonne National Laboratory, USA {msi, balaji}@anl.gov
- [2] Barcelona Supercomputing Center, Spain antonio.pena@bsc.es

- [3] Intel Labs, USA jeff.r.hammond@intel.com
- [4] RIKEN AICS, Japan yutaka.ishikawa@riken.jp




Irregular Computation in Scientific Applications

Regular computations

- Organized around dense vectors or matrices
- Regular data movement pattern,
 use MPI SEND/RECV or collectives
- More local computation, less data movement
- Example: stencil computation, matrix multiplication, FFT*

Irregular computations


- Organized around graphs, sparse vectors, more "data driven" in nature
- Data movement pattern is irregular and data-dependent
- Growth rate of data movement is much faster than computation
- Example: quantum chemistry,
 bioinformatics



* **FFT** : Fast Fourier Transform


NWChem

- High performance computational chemistry application suite
- Composed of many types of simulation capabilities
 - Molecular Electronic Structure
 - Quantum Mechanics/Molecular Mechanics
 - Pseudo potential Plane-Wave Electronic Structure
 - Molecular Dynamics




[1] M. Valiev, E.J. Bylaska, N. Govind, K. Kowalski, T.P. Straatsma, H.J.J. van Dam, D. Wang, J. Nieplocha, E. Apra, T.L. Windus, W.A. de Jong, "NWChem: a comprehensive and scalable open-source solution for large scale molecular simulations" Comput. Phys. Commun. 181, 1477 (2010)

NWChem Communication Runtime




ARMCI: Communication interface for RMA



MPI RMA Communication

- Two-sided communication
- Process 0 Process 1 Send (data Receive (data) Send (data) Receive (data)←
- One-sided communication (Remote Memory Access)



Feature:

- Origin (P0) specifies all communication parameters
- Target (P1) does not explicitly receive or process message

Is communication always asynchronous?

Outline

- Problem Statement
- Solution
- Evaluation

Experimental Environment



- Cray XC30
- 2.57 Petaflops/s peak performance
- 133,824 compute cores...

Inefficient Communication in NWChem

"Gold standard" CCSD(T)

Pareto optimal point of high accuracy relative to computational cost

Internal phases in CCSD(T) task


Self-consistent field (SCF)

Four-index transformation (4-index)


CCSD iteration

(T) portion

CCSD(T) internal phases in varying water problems




(T) Portion profiling for W_{21}



Lack of Asynchronous Progress in MPI RMA

- MPI one-sided operations are not truly one-sided!
 - Some operations can be supported by hardware (e.g., PUT/GET on IB, Cray, Tofu)
 - Other operations still have to be handled by software (e.g., 3D accumulates of double precision data)



Non-contiguous Accumulate in MPI

Outline

- Problem Statement
- Solution
 - Casper: Process-based asynchronous progress for MPI RMA
- Evaluation

Home page: http://www.mcs.anl.gov/project/casper

[1] "Casper: An Asynchronous Progress Model for MPI RMA on Many-Core Architectures." M. Si, A, Pena, J. Hammond, P.Balaji, M. Takagi, and Y. Ishikawa. IPDPS 2015.

[2] "Scaling NWChem with Efficient and Portable Asynchronous Communication in MPI RMA." M. Si, A. J Peña, J.Hammond, P. Balaji, and Y. Ishikawa. CCGrid 2015 (SCALE Challenge Final List).

Traditional Approaches of ASYNC Progress

Thread-based approach

- Every MPI process has a communication dedicated background thread
- Background thread polls MPI progress process

Cons:

- Waste 50% computing cores or oversubscribe cores
- Overhead of Multithreading safety of MPI




Interrupt-based approach

- Assume all hardware resources
 are busy with user computation
 on target processes
- Utilize hardware interrupts to awaken a kernel thread
 Cons:


× Overhead of **frequent interrupts**

DMMAP-based ASYNC overhead on Edison



[Our Solution] Casper: Process-based ASYNC Progress


- Multi- and many-core architectures
 - Rapidly growing number of cores
 - Not all of the cores are always keeping busy



Process 1

Casper

- Dedicating arbitrary number of cores to "ghost processes"
- Ghost process intercepts all RMA operations to the user processes
- ✓ No multithreading / interrupts overhead
- ✓ Flexible core deployment
- ✓ Portable PMPI redirection



Process 0

Ghost

Basic Design of Casper

Three primary functionalities


- Transparently replace MPI_COMM_WORLD by COMM_USER_WORLD
- 2. Shared memory mapping between local user and ghost processes by using MPI-3

MPI Win allocate shared*.




3. Redirect RMA operations to ghost processes

Internal Memory mapping



AC is shared fied with




^{*} MPI_WIN_ALLOCATE_SHARED : Allocates window that is shared among all processes in the window's group, usually specified with MPI_COMM_TYPE_SHARED communicator.

Challenges in Casper

Ensuring Correctness and Performance

- Lock Permission Management
- Self Lock Consistency
- Managing Multiple Ghost Processes
- Multiple Simultaneous Epochs



✓ Performance

Outline

- Problem Statement
- Solution
- Evaluation

Experimental Environment




- 12-core Intel Ivy Bridge * 2 (24 cores) per node
- Cray MPI v6.3.1

Strong Scaling of (T) Portion for W21 Problem

"Gold standard" CCSD(T)

Water 21


- (T) portion dominates entire costby 80%
- Inefficient communication resulted in 50% additional overhead



Core deployment

	# COMP	# ASYNC
Original MPI	24	0
Casper	23	1
Thread (O) (with oversubscribed cores)	24	24
Thread (D) (with dedicated cores)	12	12


Execution time




WHY Casper Improves the Performance?

	# COMP	# ASYNC	
Original MPI	24	0	
Casper	23	1	Loss only 1 (4%) COMP cores
Thread (O) (with oversubscribed cores)	24	24	Core oversubscription
Thread (D) (with dedicated cores)	12	12	Loss 50% COMP cores





W21 using 6144 cores



NUG 2016 - NERSC Users Group Annual Meetings

Summary

- MPI RMA communication is not truly one-sided
 - Still need asynchronous progress
- Multi-/ Many-Core architectures (e.g., NERSC Edison)
 - Number of cores is growing rapidly, some cores are not always busy
- Casper: a process-based asynchronous progress model
 - Dedicating arbitrary number of cores to ghost processes
 - Mapping window regions from user processes to ghost processes
 - Redirecting all RMA SYNC. & operations to ghost processes
 - Linking to various MPI implementation through PMPI transparent
 redirection
- Improved NWChem performance up to 50% on Edison



Backup



A Challenge: Multiple Simultaneous Epochs (1)

Simultaneous fence epochs on disjoint sets of processes sharing

the same ghost processes 2 user process subgroups Fence with original MPI P₀ P1 **PO P1 P2 P3** node 0 Fence(win0) node 1 P2 Epoch 1 Fence(win1) Fence(win0) Epoch 2 Fence(win1) **Fence with Casper** P0 **P2 P3 P1** G₀ Fence(win0) Fence(win1) **Blocked Blocked** Waiting for Fence(win1) finish on P1 Waiting for Fence(win0) finish on P2 **DEADLOCK!**

Solution for Multiple Simultaneous Fence Epochs

- Every user window creates an internal "global window"
- Translate to passive-target mode (lockall-flushall-unlockall)

